




Single Precision **Data Word Format**




Double Precision Data Word Format



1443 Printer Core Storage Word Format



One-Word Instruction Format



Two-Word Instruction Format

Area Codes

| 0 | 4 | 5 | | 5 | 9 | 10 | 15 | 0 | 15 |
|----|---|---|---|----|---|----|------------|---|---------|
| Ор | | F | T | I, | B | 7 | Conditions | | Address |
| | | L | | IΩ | 2 | L | 1.1.1.11 | | |

1443 Character Coding

| W∘ | rd 1 | Wo | rd 2 | 2 Ward 3 | | Wa | rd 4 | Word 5 | | Ward 6 | | Ward / | |
|-----|-----------------------|-----|------|------------|-------|-------|-------|--------|--|--------|--|--------|--|
| Ī | B M 1 4 4 3 P R I N T | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| 0 0 | 1 1 | 1 0 | 0 1 | 0 0 | 1 1 | 0 0 | 1 0 | 1 | | | | | |
| 0 | 2 3 | 4 5 | 6 7 | 8 9 | 10 11 | 12 13 | 14 15 | , | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |

1816 Keyboard and 1442

| | | | | | | | yb ar | | | | | | | | | | | IBM |
|--------------|--------------|-----|-----|-----|------------|----|----------|----|----|----|----|-----|-----|----|------------|----|-----|------------------|
| Key | Hex | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | _ | 10 | 11 | 12 | 13 | 14 | 15 | Card Code |
| * | 4220 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 11,8,4 |
| 7 | 3000 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ō | Ó | 0 | 0,1 |
| 0 | 2000 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1000 | 0 | 0 | 00 | 1 | 0 | 0 | 0 | 0 | 00 | 0 | 9 | 0 | 00 | 0 | 0 | 00 | 2 |
| 3 | 0800 0400 | 00 | 00 | 0 | 0 | 0 | 0 | 0 | 00 | 90 | ÷ | 0 | 0 | 0 | 0 | 0 | 0 | 3 |
| 4 | 0200 | Ö | 0 | 0 | ö | ō | Ö | 1 | ŏ | ō | 0 | ō | 0 | ō | ō | ō | 0 | 4 |
| 5 | 0100 | ŏ | 6 | ō | ŏ | ō | ŏ | ö | Ť | ō | ŏ | ŏ | ō | ō | ō | ō | ō | 5 |
| 6 | 0080 | 0 | ō | ō | ō | ō | ō | 0 | 0 | 1 | ō | 0 | 0 | 0 | 0 | 0 | 0 | 6 |
| 7 | 0040 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 7 |
| 8 | 0020 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| 9 | 0010 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | ō | 0 | 0 | 0 | 9 |
| \$ | 4420 | 0 | 0 | 00 | 0 | 0 | 1 | 00 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 11,8,3 |
| | 8420 2420 | + | 0 | H | 0 | 0 | i | ö | ö | 0 | 0 | + | 0 | 0 | 8 | 0 | 0 | 12,8,3 |
| , EOF | 0008 | H | 0 | 6 | 0 | 0 | 0 | 0 | 6 | 0 | 6 | 0 | 0 | 1 | 6 | 0 | 0 | None |
| ER CHR | 0004 | ŏ | ŏ | ō | 0 | ō | ō | ŏ | ō | ŏ | ŏ | ō | ŏ | ö | 1 | ŏ | 0 | Nane |
| ERFLD | 0002 | 0 | 0 | 0 | 0 | 0 | ō | 0 | ō | 0 | ō | ō | 0 | 0 | 0 | ī | 0 | Nane |
| | 00A0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 6,8 |
| 1 | 0120 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 5,8 |
| (| 8120 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 12,5,8 11,5,8 |
|) | 4120 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | ő | 0 | 11,5,8 |
| + | 80A0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 12,8,6 |
| - A | 9000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ö | 0 | 0 | 11 |
| B | 8800 | Η̈́ | 0 | 0 | 0 | ī | 0 | ō | 6 | ŏ | 0 | ő | ö | 0 | 0 | 0 | 0 | 12,2 |
| č | 8400 | i | ō | ō | ō | 0 | ī | 0 | 0 | 0 | ō | 0 | ō | ō | 0 | ō | ō | 12,3 |
| D | 8200 | ΙŤ | 0 | ō | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12,4 |
| E | 8100 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12,5 |
| F | 8080 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12,6 |
| G | 8040 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 12,7 |
| Н | 8020 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 12,8 |
| <u> </u> | 8010 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 12,9 |
| J K | 5000 4800 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 11,1 |
| ì | 4400 | 0 | i | 0 | 10 | 0 | 1 | 0 | 6 | 16 | 0 | | 0 | 6 | 0 | 6 | 10 | 11 2 |
| M | 4200 | 0 | i | ō | ŏ | 0 | | Ť | ō | ŏ | 0 | | 0 | ō | 0 | ő | ō | 11,4 |
| N | 4100 | 0 | 1 | 0 | 0 | ō | ō | | 1 | 0 | 0 | | 0 | ō | 0 | ō | 0 | 11,5 |
| 0 | 4080 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Ō | 0 | 11,6 |
| P | 4040 | 0 | , 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11,7 |
| ø | 4020 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 11,8 |
| R | 4010 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 11,9 |
| S T | 2800 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | ō | 0 | 0 | 0 | 0 | 0,2 |
| U | 2400 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | +6 | |
| V | 2100 | 0 | 0 | t | 0 | 10 | 10 | 6 | 1 | 0 | 0 | | 0 | +6 | 10 | 6 | +6 | 0,4 |
| w | 2080 | 0 | 0 | ii | 0 | 0 | +0 | 0 | 0 | 1 | 0 | + | 0 | 10 | 0 | ŏ | +6 | 0,6 |
| X | 2040 | ō | 0 | i | ō | ō | 0 | ō | 0 | Ö | Ī | 0 | 0 | 0 | ō | ŏ | ō | 0,7 |
| Υ | 2020 | 0 | 0 | 1 | 0 | Ō | 0 | 0 | 0 | 0 | O | | 0 | 0 | 0 | 0 | 0 | 0,8 |
| Z | 2010 | 0 | 0 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 0,9 |
| Space | 0000 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | 0 | 0 | 0 | Blank |
| ¢ | 8820 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | 0 | | 0 | 0 | 0 | 12,8, |
| < | 8220 | ļļ. | 0 | 0 | .0 | 0 | 0 | 1 | 0 | 0 | 0 | | 0 | | <u>, 0</u> | 0 | 0 | 12,8, |
| 8 | 8060 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 0 | 0 | | | 0 | 0 | 12,8, |
| | 4820 | ٠. | + | 0 | -6 | 1 | - | 0 | -0 | 0 | 0 | | 10 | | -0 | 0 | -6 | 11,8, |
| : | 40A0 | | Ti | 0 | 0 | 0 | 0 | 0 | 0 | 1 | C | | 10 | | 0 | .0 | . 0 | 11,8, |
| ξ- | 4060 | 0 | ti | 0 | 0 | 0 | 0 | 0 | 0 | 0 | .1 | 1 | 0 | | 0 | 0 | 0 | 11,8, |
| % | 2220 | Ō | 0 | *** | <u>†</u> 5 | 10 | ŤŌ. | • | †5 | †Ĉ | +7 | | † 0 | 3 | , 0 | Ò | *6 | 3,8,4 |
| | 2120 | 0 | 0 | 1 | 0 | 10 | 0 | Ō | 1 | O | C | | † O | | | Ċ | | 0,8,5 |
| > | 20A0 | | | | · O | 0 | 0 | 0 | 0 | 1 | C | | 0 | _ | | C | | 0,8,6 |
| ? | 2060 | | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | 0 | | | 0 | | 0.8.7 |
| | 0820 | | | | | | 0 | | 0 | 0 | | + | 0 | | 0 | 0 | | 18.2 |
| Ľ | 0420 | | | | | 0 | ᆝ | 0 | 0 | 0 | C | | 0 | 10 | | 0 | 0 | 8,3 |
| @ | 0220 | | - | 0 | 0 | | -0 | 1 | 0 | 0 | 10 | - | 0 | | 0 | 0 | 0 | 8,4 |
| 0-8-2 | 2820 | | | | 0 | | 0 | 0 | _ | 0 | 1 | | 0 | 0 | | 0 | 0 | 8,7 0,8,2 |

| I/O Device | Area (| Code |
|-------------------------------|----------|-------|
| I/O Device | (Binary) | (Hex) |
| | | |
| Console Operations | (00000) | 0 |
| 1816/1053 Printers (first 4) | (00001) | 1 |
| 1442 Card Read Punch (first) | (00010) | 2 |
| 1054/1055 Paper Tape Units | (00011) | 3 |
| 1810 Disk Storage (A1) (B1) | (00100) | 4 |
| 1810 Disk Storage (A2) (B2) | (01000) | 8 |
| 1810 Disk Storage (A3) (B3) | (01001) | 9 |
| 1627 Platter | (00101) | 5 |
| 1443 Printer | (00110) | 6 |
| Analog Input | (01010) | Α |
| Digital Input (Digital and | | |
| Pulse Count) | (01011) | В |
| Digital and Analog Output | | |
| (DO, ECO, RO, AO) | (01100) | С |
| System/360 Adapter | (01101) | D |
| 2401/2402 Magnetic Tape Units | (01110) | Ε |
| 1816/1053 Printers (second 4) | (01111) | F |
| 1442 Card Read Punch (second) | (10001) | 11 |
| Analog Input Expander | (10000) | 10 |

| | Bits | | | | | | | | | Typebar Character Set | | | |
|--|----------|----|----|----------------------|----------|----|-------------------|-----|---|--------------------------|--|----------|-------------------|
| Char | Hex | 0 | 9 | 10 | 11 | 12 | 5 6 7 13 14 15 | | | 63 | | ter S | |
| _ | | _ | _ | _ | _ | | 1 | _ | Ť | _ | 52 | _ | 13 |
| B | 31 | 0 | Ŏ | 1 | Ļ | 0 | 0 | 0 | 1 | × | × | × | Ш |
| C | 32 33 | 00 | 00 | 1 | 1 | 00 | 00 | 1 | 0 | × | X | × | - |
| 5 | 34 | ö | 1 | ÷ | H | ö | ĭ | 6 | 6 | × | × | × | - |
| Ē | 35 | ŏ | ŏ | Τ̈́ | Τ̈́ | ŏ | Η̈́ | ŏ | ĭ | x | x | × | H |
| F | 36 | ō | Ö | ī | T | ō | Τ | Ĩ | 0 | × | × | × | |
| G | 37 | 0 | 0 | - | 1 | 0 | - | 1 | 1 | x | × | × | |
| Н | 38 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | х | x | x | |
| <u> </u> | 39 | 0 | Ŏ | 1 | 1 | 1 | 0 | Ŏ | 1 | × | × | × | Ш |
| K | 21 | 0 | 00 | 1 | 00 | 0 | 0 | 0 | 0 | X | × | × | H |
| | 23 | 0 | 0 | ÷ | 0 | 0 | 0 | H | 1 | × | × | × | Н |
| - 1 | 24 | ŏ | ŏ | i | ö | ŏ | ĭ | 6 | ö | -^- | - î | ÷ | |
| N | 25 | ō | ō | Ť | Ö | ō | Ť | ō | Ť | x | x | × | П |
| 0 | 26 | 0 | 0 | - | 0 | 0 | 1 | 1 | 0 | × | × | × | |
| P | 27 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | х | x | x | |
| Q | 28 | 0 | 0 | 7 | 0 | ļ | 0 | 0 | Ó | × | × | × | ш |
| R | 12 | 0 | 00 | 0 | 0 | 1 | 0 | 0 | 1 | x_ | <u>×</u> | × | \vdash |
| - 3 - | 13 | 6 | 0 | 90 | + | 0 | 0 | + | 0 | × | - | × | \vdash |
| ╁ | 14 | ö | ő | ŏ | Ħ | ŏ | ĭ | 6 | Ö | × | × | × | \vdash |
| ⊢Ÿ | 15 | ŏ | ŏ | ő | ⊢†- | ŏ | Ϊ́Τ | ŏ | ĭ | × | x | x | \vdash |
| W | .16 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | × | × | × | |
| X | 17 | 0 | 0 | 0 | | 0 | ĺ | 1 | 1 | × | × | × | |
| Y | 18 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | × | × | × | |
| Z | 19 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | x | × | × | \perp |
| 2 | 01 02 | 0 | 0 | 00 | ò | 0 | 0 | 0 | 1 | × | × | × | × |
| 3 | 03 | 0 | 0 | 0 | 00 | 0 | 00 | 1 | 0 | × | × | × | × |
| 4 | 04 | ō | Ö | ŏ | o | ö | 1 | 0 | 0 | × | × | × | × |
| 5 | 05 | ō | ő | ŏ | ŏ | ŏ | Τ'n | ŏ | ĭ | × | × | × | x |
| 6 | 06 | ŏ | ō | Ö | Ö | ŏ | ΤŤ | Ť | ò | × | × | x | x |
| 7 | 07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | × | x | × | x |
| 8 | 08 | 0 | 0 | 0 | 0 | LL | 0 | 0 | 0 | x | × | × | × |
| 9 | 09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Χ | × | × | × |
| 0 + | 0A 10 | 0 | 0 | 00 | <u>.</u> | 1 | ŏ | 1 | ŏ | × | × | × | × |
| & | 30 | 0 | 0 | - <u>\frac{1}{1}</u> | + | 0 | 0 | 0 | 0 | × | × | - | H |
| - | 20 | ö | ŏ | ÷ | 0 | ő | 6 | 6 | ŏ | × | X | | × |
| 7 | 11 | ŏ | ŏ | Ö | ĭ | ō | ŏ | ŏ | ĭ | × | × | | Ĥ |
| % | 1A | ō | ō | 0 | T | 1 | ō | Ť | Ó | × | × | | |
| ц | 3A | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | × | x | | |
| | 2A | 0 | 0 | _ | 0 | 1 | 0 | 1 | 0 | x | × | <u> </u> | \sqcup |
| = | OB | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | × | × | ├ | \vdash \dashv |
| | 1B 3B | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | × | X | X | |
| 1 | 2B | 0 | 8 | - | 0 | + | 0 | H | H | × | × | × | -×- |
| \$ @ | 0C | ö | 0 | - | 8 | H | Ť | 6 | 0 | × | × | <u> </u> | H |
| 1 | 1C | ŏ | ŏ | 0 | 1 | i | i | ŏ | ŏ | × | x | t | H |
| | 3C 2C | 0 | 0 | ì | 1 | i. | 1 | 0 | 0 | × | × | | |
| * | 2C | 0 | 0 | | 0 | 1_ | 1 | 0 | 0 | × | × | | х |
| | 00 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | x | x | | \sqcup |
| - ¢ | 1D | 0 | 0 | 0, | 1 | 1 | 1 | Ŏ | 1 | × | <u> </u> | | |
| - - - | 3D 2D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | X | <u> </u> | \vdash | \vdash |
| | 0E | 0 | 0 | -0 | + | H | - | 1 | 0 | × | \vdash | - | \vdash |
| | 1E | ŏ | ő | 8 | ĭ | + | H | H | 0 | X | | | Н |
| | 3Ē | ŏ | ŏ | Ť | Τ̈́ | Τ | i | Ι'n | ŏ | × | | | М |
| | 2E | 0 | 0 | 1 | 0 | 1 | _1 | 1 | 0 | × | | | |
| 3 | 0F | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | x | | | |
| | 1F | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | х | <u> </u> | ļ | \sqcup |
| - | 3F | 0 | 0 | 1 | 1 | 1 | 1 | Ļ | 1 | × | - | | \vdash |
| <u>'</u> | 2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | x_ | | | ш |

1053/1816 Printer **Control Characters**

| Function | 01234567815 | Hex |
|----------------|-------------|-----|
| Carrier Return | 10000001 | 81 |
| Tabulate | 01000001 | 41 |
| Space | 00100001 | 21 |
| Backspace | 00010001 | 11 |
| Shift to Red | 00001001 | 09 |
| Shift to Black | 00000101 | 05 |
| Line Feed | 00000011 | 03 |
| | | |

1443 Carriage Control Characters

Bit

00100011

3 Spaces

01234567

| | Immediate Skip ta | Hex | Bit 0 1 2 3 4 5 6 7 | Skip after Print to |
|------------------|-------------------|-----|------------------------|---------------------|
| /2402 | Channel 1 | 01 | 00000001 | Channel 1 |
| / 2402 | Channel 2 | 02 | 00000010 | Channel 2 |
| ol Functions | Channel 3 | 03 | 00000011 | Channel 3 |
| of i difficults | Channel 4 | 04 | 00000100 | Channel 4 |
| | Channel 5 | 05 | 00000101 | Channel 5 |
| Plons . | Channel 6 | 06 | 000000110 | Channel 6 |
| Control Function | Ch1 7 | 0.7 | 100000111 | Channal 7 |

3 Spaces

31 32 33 34 35 36 37 38 39 3A 3B 3C Channel 5 Channel 6 Channel 7 Channel 7 Channel 8 00001000 00001001 00001010 Channel 8 Channel 9 Channel 10 Channel 9 09 Channel 10 0A Channel 11 00001011 00111011 Channel 12 0C 00001100 Channel 12 Immediate Space Space after Print 00100010 3pace 2 Spaces 2 Spaces

2401/ Contro

| i | BTs. | os it | ons | 6 5 |
|---|------|-------|-----|-------------------|
| | 13 | 14 | 15 | Contral Function |
| | 0 | 0 | 0 | Rewind and Unload |
| | 0 | 0 | 1 | Write Tape Mark |
| | 0 | 1 | 0 | Erase |
| | 0 | 1 | 1 | Backspace |
| | 1 | 0 | 0 | Rewind |

| Hexadecimal | Load and Store Instructions |
|-------------------------------|---|
| | Load Accumulator (LD) |
| C0XX | Contents of CSL at EA (I+DISP) are loaded into A |
| CIXX | Contents of CSL at EA (XR1+DISP) are loaded into A |
| C2XX | Contents of CSL at EA (XR2+DISP) are loaded into A |
| C3XX | Contents of CSL at EA (XR3+DISP) are loaded into A |
| C400XXXX | Contents of CSL at EA (Addr) are loaded into A |
| C500XXXX | Contents of CSL at EA (Addr +XR1) are loaded into A |
| C600XXXX C700XXXX | Contents of CSL at EA (Addr +XR2) are loaded into A Contents of CSL at EA (Addr +XR3) are loaded into A |
| C480XXXX | Contents of CSL at EA (V in CSL at Addr) are loaded into A |
| C580XXXX | Contents of CSL at EA (V in CSL at "Addr +XR1") are loaded into A |
| C680XXXX | Contents of CSL at EA (V in CSL at "Addr +XR2") are loaded into A |
| C780XXXX | Contents of CSL at EA (V in CSL at "Addr +XR3") are loaded into A |
| | Double Load (LDD) |
| | |
| C8XX | Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q |
| C9XX CAXX | Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q |
| CBXX | Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q |
| CC00XXXX | Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q |
| CD00XXXX | Contents of CSL at EA (Addr +XR1) and EA+1 are loaded into A and Q |
| CE00XXXX | Contents of CSL at EA (Addr +XR2) and EA+1 are loaded into A and Q |
| CF00XXXX | Contents of CSL at EA (Addr +XR3) and EA+1 are loaded into A and Q |
| CC80XXXX | Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into |
| CD00VVVV | A and Q |
| CD80XXXX | Contents of CSL at EA (V in CSL at "Addr +XR1") and EA+1 are loaded |
| CE80XXXX | into A and Q Contents of CSL at EA (V In CSL at "ADDR +XR2") and EA+1 are loaded |
| | into A and Q |
| CF80XXXX | Contents of CSL at EA (V in CSL at "Addr +XR3") and EA+1 are loaded |
| | into A and Q |
| | Store Accumulator (STO) |
| D0XX | Contents of A are stored in CSL at EA (I+DISP) |
| DIXX | Contents of A are stored in CSL at EA (ITDISP) Contents of A are stored in CSL at EA (XRI+DISP) |
| D2XX | Contents of A are stored in CSL at EA (XR2+DISP) |
| D3XX | Contents of A are stored in CSL at EA (XR3+DISP) |
| D400XXXX | Contents of A are stored in CSL at EA (Addr) |
| D500XXXX | Contents of A are stored in CSL at EA (Addr +XR1) |
| D600XXXX | Contents of A are stored in CSL at EA (Addr +XR2) |
| D700XXXX | Contents of A are stored in CSL at EA (Addr +XR3) |
| D480XXXX D5 80 XXXX | Contents of A are stored In CSL at EA (V in CSL at Addr) Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1") |
| D680XXXX | Contents of A are stored in CSL at EA (V in CSL at "Addr +XR1") |
| D780XXXX | Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2") Contents of A are stored in CSL at EA (V in CSL at "Addr +XR2") |
| | |
| | Double Store (STD) |
| D8XX | Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1 |
| D9XX | Contents of A and Q are stored in CSL at EA (XR1 +DISP) and EA+1 |
| DAXX | Contents of A and Q are stored in CSL at EA (XR2 +DISP) and EA+1 |
| DBXX | Contents of A and Q are stored in CSL at EA (XR3 +DISP) and EA+1 |
| DC00XXXX | Contents of A and Q are stored in CSL at EA (Addr) and EA+1 |
| DD00XXXX | Contents of A and Q are stored in CSL at EA (Addr +XR1) and EA+1 |
| DE00XXXX DF00XXXX | Contents of A and Q are stored in CSL at EA (Addr +XR2) and EA+1 Contents of A and Q are stored in CSL at EA (Addr +XR3) and EA+1 |
| DC80XXXX | Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and |
| 2007/7/7/ | EA+1 |
| DD80XXXX | Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR1") |
| DE80XXXX | and EA+1 Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR2") |
| | and EA+1 |
| OF 80X XXX | Contents of A and Q are stored in CSL at EA (V in CSL at "Addr +XR3") |
| | and EA+1 |
| | Load Index (LDX) |
| 50XX | Load DISP into the Instruction Register |
| SIXX | Load DISP into Index Register 1 |
| 52XX | Load DISP into Index Register 2 |
| 53XX 5400XXXX | Load DISP into Index Register 3 |
| 5500XXXX | Load Addr into the Instruction Register Load Addr into Index Register 1 |
| 6600XXXX | Load Addr into Index Register 1 |
| 5700XXXX | Load Addr into Index Register 3 |
| 5480XXXX | Load contents of CSL at Addr into the Instruction Register |
| 5580XXXX | Load contents of CSL at Addr into Index Register 1 |
| 6680XXXX 6780XXXX | Load contents of CSL at Addr Into Index Register 2 Load contents of CSL at Addr Into Index Register 3 |
| 0/00/^^^ | Lood contents of CSL at Addr Into Index Register 3 |
| | Store Index (STX) |
| 68XX | Store I in CSL at EA (I+DISP) |
| 59XX | Store XR1 in CSL at EA (I+DISP) |
| SAXX | Store XR2 in CSL at EA (I+DISP) |
| SBXX | Store XR3 in CSL at EA (I+DISP) |
| 6C00XXXX | Store I in CSL at EA (Addr) |
| 6D00XXXX 6E00XXXX | Store XR1 in CSL at EA (Addr) Store XR2 in CSL at EA (Addr) |
| 6F00XXXX | Store XR3 in CSL at EA (Addr) Store XR3 in CSL at EA (Addr) |
| 6C80XXXX | Store I in CSL at EA (V in CSL at Addr) |
| SD80XXXX | Store XR1 in CSL at EA (V in CSL at Addr) |
| 6E 80 XXXX | Store XR2 in CSL at EA (V in CSL at Addr) |
| | Store XR3 in CSL at EA (V in CSL at Addr) |
| | |
| 6F80XXXX | Store Status (STS) |
| 6F80XXXX | Store Status (STS) Store status of Indicators in CSI at EA (I+DISP) |
| 28XX 29XX | Store status of Indicators in CSL at EA (I+DISP) Store status of Indicators in CSL at EA (XR1+DISP) |
| | Store status of Indicators in CSL at EA (I+DISP) |

| itana ta ata at | |
|----------------------|--|
| Hexadecimal | Load and Store Instructions |
| 2D00XXXX | Store status of indicators in CSL at EA (Addr+XR1) |
| 2E00XXXX 2F00XXXX | Store status of indicators in CSL at EA (Addr+XR2) |
| 2C80XXXX | Store status of indicators in CSL at EA (Addr+XR3) Store status of indicators in CSL at EA (V in CSL ot Addr) |
| 2D80XXXX | Store status of indicators in CSL at EA (V in CSL at "Addr +XR1") |
| 2E80XXXX | Store status of Indicators in CSL at EA (V in CSL at "Addr +XR2") |
| 2F80XXXX 2C40XXXX | Store status of indicators in CSL at EA (V in CSL at "Addr +XR3") |
| 2C41XXXX | Clear storage protect bit in CSL at EA (Addr) Write storage protect bit in CSL at EA (Addr) |
| 2D40XXXX | Clear storage protect bit in CSL at EA (Addr +XR1) |
| 2D41XXXX | Write storage protect bit in CSL at EA (Addr +XR1) |
| 2E40XXXX | Clear storage protect bit in CSL at EA (Addr +XR2) |
| 2E41XXXX 2F40XXXX | Write storage protect bit in CSL at EA (Addr +XR2) Clear storage protect bit in CSL at EA (Addr +XR3) |
| 2F41XXXX | Write storage protect bit in CSL at EA (Addr +XR3) |
| 2CC0XXXX | Clear storage protect bit in CSL at EA (V in CSL at Addr) |
| 2CC1XXXX | Write storage protect bit in CSL at EA (V in CSL at Addr) |
| 2DC0XXXX 2DC1XXXX | Clear storage protect bit In CSL at EA (V in CSL at "Addr +XR1") Wrlte storage protect bit In CSL at EA (V in CSL at "Addr +XR1") |
| 2EC0XXXX | Clear starage protect bit in CSL at EA (V in CSL at "Addr +XR2") |
| 2EC1XXXX | Write storage protect bit in CSL at EA (V in CSL at "Addr +XR2") |
| 2FC0XXXX | Clear storage protect bit in CSL at EA (V in CSL at "Addr +XR3") |
| 2FC1XXXX | Write storage protect bit In CSL at EA (V in CSL at "Addr +XR3") |
| | Load Status (LDS) |
| | |
| 2000 2001 | Set CARRY and OVERFLOW indicators OFF Set OVERFLOW ON and CARRY OFF |
| 2002 | Set OVERFLOW OFF and CARRY ON |
| 2003 | Set CARRY and OVERFLOW indicator ON |
| | Add a control of |
| | - ArIthmetic Instructions |
| | , Add (A) |
| •••• | |
| 80XX | Add contents of CSL at EA (I+DISP) to A |
| 81XX 82XX | Add contents of CSL at EA (XR1+DISP) to A Add contents of CSL at EA (XR2+DISP) to A |
| 83XX | Add contents of CSL at EA (XR3+DISP) to A |
| 8400XXXX | Add contents of CSL at EA (Addr) to A |
| 8500XXXX | Add contents of CSL at EA (Addr +XR1) to A |
| 8600XXXX 8700XXXX | Add contents of CSL at EA (Addr +XR2) to A Add contents of CSL at EA (Addr +XR3) to A |
| 8480XXXX | Add contents of CSL at EA (V in CSL at Addr) to A |
| 8580XXXX | Add contents of CSL at EA (V in CSL at "Addr+XR1") to A |
| 8680XXXX 8780XXXX | Add contents of CSL at EA (V In CSL at "Addr+XR2") to A Add contents of CSL at EA (V in CSL at "Addr+XR3") to A |
| 0,00,00 | And contents of case of EA (* III case of Andrians) to A |
| | Double Add (AD) |
| 88XX | Add contents of CSL at EA (I+DISP) and EA+1 to A and Q |
| 89XX | Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q |
| 8AXX | Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q |
| 88XX | Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q |
| 8C00XXXX 8D00XXXX | Add contents of CSL at EA (Addr) and EA+1 to A and Q Add contents of CSL at EA (Addr+XR1) and EA+1 to A and Q |
| 8E00XXXX | Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q |
| 8F00XXXX | Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q |
| 8C80XXXX | Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q |
| 9D90XXXX | Add contents of CSL at EA (V In CSL at "Addr+XR1") and EA+1 to A and Q |
| 8E80XXXX | Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 |
| OEONVVVV | to A and Q |
| 8F80XXXX | Add contents of CSL at EA(V in CSL at "Addr+ XR3") and EA+1 to A and Q |
| | Subtract (S) |
| 90XX | Subtract contents of CSL at EA (I+DISP) from A |
| 91XX | Subtract contents of CSL at EA (XR1+DISP) from A |
| 92XX 93XX | Subtract contents of CSL at EA (XR2+DISP) from A |
| 9400XXXX | Subtract contents of CSL at EA (XR3+DISP) from A Subtract contents of CSL at EA (Addr) from A |
| 9500XXXX | Subtract contents of CSL at EA (Addr+XR1) from A |
| 9600XXXX | Subtract contents of CSL at EA (Addr+XR2) from A |
| 9700XXXX 9480XXXX | Subtract contents of CSL at EA (Addr+XR3) from A |
| 9580XXXX | Subtract contents of CSL at EA (V In CSL at Addr) from A Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A |
| 9680XXXX | Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A |
| 9780XXXX | Subtract contents of CSL at EA (V In CSL at "Addr+XR3") from A |
| | Double Subtract (SD) |
| | |
| 98XX | Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q |
| 99XX 9AXX | Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q |
| 9BXX | Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q |
| 9C00XXXX | Subtract contents of CSL at EA (Addr) and EA+1 from A and Q |
| 9D00XXXX 9E00XXXX | Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q |
| 9E00XXXX 9F00XXXX | Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q |
| 9C80XXXX | Subtract contents of CSL at EA (Vin CSL at Addr) and EA+1 from A and Q |
| 00000000 | A ond Q |
| 9D80XXXX | Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 from A and Q |
| 9E80XXXX | Subtract contents of CSL at EA (V In CSL at "Addr+XR2") and |
| 00000000 | EA+1 from A and Q |
| 9F80XXXX | Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q |
| | ECC FINNIFA CINC SC |
| | Multiply (M) |
| A0XX | Multiply contents of CSL of EA (I+DISP) by A |
| AIXX | Multiply contents of CSL at EA (I+DISP) by A Multiply contents of CSL at EA (XR1+DISP) by A |
| A2XX | Multiply contents of CSL at EA (XR2+DISP) by A |
| A3XX | Multiply contents of CSL at EA (XR3+DISP) by A |
| A400XXXX | Multiply contents of CSL at EA (Addr) by A |

Instruction Set

| Hexadecimal | Arithmetic Instructions |
|--|--|
| A500XXX A600XXX A700XXX A480XXXX A580XXX A680XXX A780XXXX | Multiply contents of CSL at EA (Addr+XR1) by A Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A Multiply contents of CSL at EA (V in CSL at Addr) by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A |
| A8XX A9XX AAXX ABXX AC00XXXX AD00XXXX AF00XXXX AF00XXXX AC80XXXX AD80XXXX AE80XXXX AF80XXXX | Divide A and Q by contents of CSL at EA (I+DISP) Divide A and Q by contents of CSL at EA (XR1+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP) Divide A and Q by contents of CSL at EA (Addr+XR1) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR3) Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR3") |
| E0XX E1XX E2XX E3XX E400XXXX E500XXX E500XXXX E700XXXX E400XXX E580XXXX E580XXXX E580XXXX E580XXXX | Logical And (AND) AND contents of CSL at EA (I+DISP) with A AND contents of CSL at EA (XR1+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (Addr) with A AND contents of CSL at EA (Addr+XR1) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (Addr+XR3) with A AND contents of CSL at EA (V in CSL at Addr) with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A |
| E8XX E9XX EAXX EBXX ECO0XXXX ED00XXXX EF00XXXX EF00XXXX ED80XXXX EB80XXXX EF80XXXX | Logical Or (OR) OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XRI+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR3+DISP) with A OR contents of CSL at EA (Addr) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR3) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A |
| F0XX F1XX F2XX F3XX F30XXX F400XXXX F500XXXX F400XXXX F480XXXX F580XXXX F580XXXX F580XXXX | Logical Exclusive Or (EOR) EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XRI+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (V in CSL at Addr) with A EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A |
| | Shift Instructions |
| 10*X 1100 1200 1300 | Shift Left Logical A (SLA) Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3 |
| 10*X 1180 1280 1380 | Shift Left Logical A & Q (SLT) Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3 |
| 10*X 1140 1240 1340 | Shift Left And Count A (SLCA) Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3 |
| 10*X 11C0 12C0 13C0 | Shift Left And Count A & Q (SLC) Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3 |
| 18*X 1900 1A00 1B00 | Shift Right LogIcal A (SRA) Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XRI Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3 |


| Hexadecimal | Shift Instructions — |
|--|--|
| | Shift Right A & Q (SRT) |
| 18*X 1980 1A80 1B80 | Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XR1 Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3 |
| | Rotate Right A & Q (RTE) |
| 18*X 19C0 1AC0 1BC0 | Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3 |
| | Branch Instructions |
| | Branch Or Skip On Condition (BSC or BOSC) |
| 46°X 4C°XXXXX 4D°XXXXX 4E°XXXXX 4F°XXXXX 4C°XXXXX 4C°XXXXX 4F°XXXXX 4F°XXXXX | Skip the next one-word instruction if ANY condition is sensed Branch to CSL at EA (Addr) on NO candition Branch ta CSL at EA (Addr+XR1) on NO condition Branch to CSL at EA (Addr+XR2) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (V in CSL at Addr) on NO condition Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition |
| 10/// | Branch And Store instruction Register (BSI) |
| 40XX 41XX | Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1 |
| 41XX 42XX | Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1 |
| 42XX 43XX | Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1 Store next sequential address in CSL at EA (XR3+DISP) and Branch |
| 44*XXXXX | to EA+1 |
| 45*XXXXX | If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 46*XXXXX | EA (Addr+XRI) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 47*XXXXX | EA (Addr+XR2) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 44*XXXXX | EA (Addr+XR3) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 45*XXXXX | EA (V in CSL at Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 46*XXXXX | EA (V in CSL at "Addr+XR1") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 47*XXXXX | EA (V in CSL at "Addr+XR2") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| | EA (V In CSL at "Addr+XR3") and Branch to EA+1 |
| | Modify Index and Skip (MDX) |
| 70XX 71XX 72XX 73XX 74XXXXXX 7500XXX 7600XXX 7700XXX 74XXXXX 7580XXX 7680XXX 7780XXXX | ADD expanded DISP to I (no skip con occur) ADD expanded DISP to XR1 ADD expanded DISP to XR2 ADD expanded DISP to XR3 Add expanded positive DISP to CSL at Addr (Add to memory) Add Addr to XR1 Add Addr to XR2 Add Addr to XR3 Add expanded negative DISP to CSL at Addr (Add to Memory) Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR3 |
| | Wait (WAIT) |
| 3000 | WAIT until monual start or until completion of an interrupt subroutine |
| | Compare (CMP) |
| B0XX B1 XX B2XX B3XX B400XXXX B500XXXX B600XXX B700XXXX B480XXXX B590XXXX B690XXXX B790XXXX | Compare A with contents of CSL at EA (HDISP) Compare A with contents of CSL at EA (XR1+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (XR3+DISP) Compare A with contents of CSL at EA (Addr) Compare A with contents of CSL at EA (Addr+XR1) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR3) Compare A with contents of CSL at EA (V in CSL at Addr) Compare A with contents of CSL at EA (V in CSL at "Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") |
| | Double Compare (DCM) |
| B8XX B9XX | Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR1+DISP) and EA+1 |
| BAXX | Compare A and Q with contents of CSL at EA (XR2+DISP) and EA+1 |
| BBXX | Compare A and Q with contents of CSL at EA (XR3+DISP) and |
| BC00XXXX BD00XXXX | EA+1 Compare A and Q with contents of CSL at EA (Addr) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1 |
| | |

Input/Output Control Commands

| | | I | осс | | |
|----------------------------|---|--|-------------|---------------------------------|--|
| Device/Function | Address Word | Area | , Functi | lon, an | d Modifier Word |
| | Hex. | | 1 | Hex. | |
| Carrala (Area 00) | 200) Continued | | | Ì | |
| Console (Area 000 | | 1 | 1 | | |
| Interrupt (Conso | 0000 | Load Indicat Status to A-register | or 0 | 7C0 1 | -Reset Indicator |
| Operations Mon Control | 0000 | Reset Timer | 0 |)4EI | |
| Interval Timers Sense | 0000 | Load Indicat Status to A-register | or 0 | 720 1 | -Reset Indicator |
| Control | X000 0 1 2 3 Timer ABCO 1 = Start Timer 0 = Stop Timer | Start or Stop Timer | | 0420 | |
| Interrupt Mask | Register XXXX | Levels (| | 0480 | |
| Control | (Levels 0-13 use bits 0-13, Level 14-23 use bits 0- 1-bit = mask 0-bit = ormosk | Levels 14 | | 0481 | |
| Program Interru Control | XXXX (Generate Interr with 1-bit. Lev 0-13 use bits 0-Levels 14-23 use bits 0-9.) | els I3, | | 04A0 04A1 | |
| Digital Input | | | | | |
| Direct Program Read | Control XXXX | Dior Pi Gr | ouo : | 5 A | |
| NOCC . | (Addr to Stor | to Core Stor | | xx | -DIAddr 40 thru 7F or PIAddr 02 thru 19 |
| Sense Device | 0000 | DSW, DI, o | or | 5 F 0 0 0 1 XX | -DSW -DSW, Reset Indicators -DI Addr 40 thru 7F or PISW Addr 02 thru 19 |
| Control | 0000 | Generate R | | 5 C2 0 | |
| Data Channel | | | | | |
| Initialize Read | XXXX (Addr of Data To | Set up DC Controls for Transfer of | | 5E XO_ | 89 10 11 00 = Read Random 01 = Read Sequential 10 = Read Single 1 = Ex. Sync. |
| Analog Input | | | | | |
| Direct Program Write | Control XXXX (Mpx Addr Loca | rion) | AI- | 51 81 XX 89101 | Analog Input to ADC |
| | | | | | 00=11-bit res. 01=14-bit res. 10=8-bit res. . Sync. |
| Read | XXXX (Addr to Stor | | AI- AIE- | 52 82 00 80 | ADC to Core -Sequential Programmed Operation |
| Control | 0000 | | | 5400 8400 | Reset Controls and Registers |
| Sense Device | 0000 | | | 57 87 0 8 | -AI -Comparator -Reset Indicators |

| | | | | юсс | | | |
|--|-----------------|-------------------------|---------|---|-------------------------|--|--|
| Device/Function | Addr | Address Word Area, Fund | | tion, an | tion, and Modifier Word | | |
| | | Hex. | | | Hex. | | |
| Analog Input Continued | | | | | | | |
| <u>Data Channel C</u> Initialize Write | | | | AI- AIE- | 5500 8500 | (Set up DC for Transfer of Mpx Addr and Limit Words) | |
| Initialize Read | X (First Dat | (XXX | e Addr) | Al- Ale- | 0, | 2 3 4 5 0 0 0 11-bit res. 01=14-bit res. 10=8-bit res. =1 DC Operation =2 DC Operation Sync. | |
| Digital and Analo | g Output | | | | | | |
| <u>Direct Program</u> Write | (Addr | XXXX r of O Data) | | Core Storage to DAO Device | 61 XX | -DAO Register Addr 00 thru7F | |
| Control | | 0000 | | | 64 20 40 80 | -Reset DAO Controls -Initiate Simultaneous Transfer from Registers -Start Pulse Output Timer | |
| Sense Device | | 0000 | | DSW to A A-register | 6700 | -Reset Indicators | |
| <u>Data Channel (</u> Initialize Write | | XXXX of Data | | Set up DC Controls to Transfer Data | 65 X0 [| 8 9 1011 0 0 Lo = Random 1 = Single 1 = Ex. Sync. | |

IOCC Format



Interrupts

| Interrupt | Priority | Core Storag | ge Location | | LSW |
|----------------------------|-----------------------|-------------|-------------|-------|--------------------------|
| Ппенторі | Level | Decimal | Hex. | | |
| Internal | 1 | 8 | 8 | Yes) | |
| Trace | 26 | 9 | 9 | No | |
| ** CE | 27 | 10 | A | No | |
| *External 0 | 2 | 11 | В | Yes | |
| 1 | 3 4 5 6 7 | 12 | c | Yes | |
| 2 | 4 | 13 | D E | Yes | |
| 3 | 5 | 14 | E | Yes | |
| 2 3 4 5 6 7 | 6 | 15 | F | Yes } | Basic |
| 5 | 7 | 16 | 10 | Yes | |
| 6 | 8 | 17 | 111 | Yes | |
| 7 | 9 | 18 | 12 | Yes | |
| 8 | 10 | 19 | 13 | Yes | |
| 9 | 11 | 20 | 14 | Yes | |
| 10 | 12 | 21 | 15 | Yes | |
| 11 | 13 | 22 | 16 | Yes / | |
| 12 | 14 | 23 | 17 | Yes) | |
| 13 | 15 | 24 | 18 | Yes | |
| 14 | 16 | 25 | 19 | Yes | Special |
| 15 | 17 | 26 | 1A | Yes | F e atur e |
| 16 | 18 | 27 | 18 | Yes | Group 1 |
| 17 | 19 | 28 | IC | Yes / | |
| 18 | 20 | 29 | 10 | YAL | |
| 19 | <u>, 2)</u> | 30 | 1 16 | Yes | Special |
| 20 | 22 | 31 | 1F | Yes | Feature |
| 21 | 23 | 32 | 20 | Yes | Group 2 |
| 22 | 24 | 33 | 21 | Yes | |
| 23 | 25 | 34 | 22 | Yes / | |

^{*} External Interrupt cannot occur at the end of an XIO or BSI instruction.

^{**} A CE Interrupt Stores the return link in core location 10 (decimal) and starts execution at core location 9001. Interrupts are prevented in the same manner as for the standard forced BSI.

| Hexadecimal | Arithmetic instructions |
|--|--|
| A500XXXX A600XXXX A700XXXX A480XXXX A580XXXX A680XXXX A780XXXX | Multiply contents of CSL at EA (Addr+XR1) by A Multiply contents of CSL at EA (Addr+XR2) by A Multiply contents of CSL at EA (Addr+XR3) by A Multiply contents of CSL at EA (V in CSL at Addr) by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A |
| A8XX A9XX AAXX ABXX AC00XXXX AD00XXXX AE00XXXX AF00XXXX AC80XXXX AD80XXXX AD80XXXX AD80XXXX | Divide (D) Divide A and Q by contents of CSL at EA (I+DISP) Divide A and Q by contents of CSL at EA (XR1+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR2+DISP) Divide A and Q by contents of CSL at EA (XR3+DISP) Divide A and Q by contents of CSL at EA (Addr) Divide A and Q by contents of CSL at EA (Addr+XR1) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (Addr+XR2) Divide A and Q by contents of CSL at EA (V in CSL at Addr +XR1" Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR1" Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR2") Divide A and Q by contents of CSL at EA(V in CSL at "Addr+XR3" |
| AF80XXXX | Logical And (AND) |
| E0XX E1XX E2XX E3XX E400XXXX E500XXXX E600XXXX E700XXX E480XXXX E580XXXX E680XXXX E680XXXX E780XXXX | AND contents of CSL at EA (I+DISP) with A AND contents of CSL at EA (XR1+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (XR2+DISP) with A AND contents of CSL at EA (Addr+XR1) with A AND contents of CSL at EA (Addr+XR1) with A AND contents of CSL at EA (Addr+XR2) with A AND contents of CSL at EA (Addr+XR3) with A AND contents of CSL at EA (V in CSL at Addr) with A AND contents of CSL at EA (V in CSL at Addr+XR1") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A AND contents of CSL at EA (V in CSL at "Addr+XR2") with A |
| | Logical Or (OR) |
| E8XX E9XX EAXX EBXX EC00XXXX EC00XXXX EF00XXXX EF00XXXX EC80XXXX EC80XXXX EE80XXXX EF80XXXX | OR contents of CSL at EA (I+DISP) with A OR contents of CSL at EA (XR1+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (XR2+DISP) with A OR contents of CSL at EA (Addr) with A OR contents of CSL at EA (Addr+XR1) with A OR contents of CSL at EA (Addr+XR2) with A OR contents of CSL at EA (Addr+XR3) with A OR contents of CSL at EA (V in CSL at Addr) with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR1") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A OR contents of CSL at EA (V in CSL at "Addr+XR2") with A |
| | Logical Exclusive Or (EOR) |
| F0XX F1XX F2XX F3XX F400XXXX F500XXXX F600XXXX F700XXXX F480XXXX F590XXXX F680XXXX F680XXXX F780XXXX | EOR contents of CSL at EA (I+DISP) with A EOR contents of CSL at EA (XR1+DISP) with A EOR contents of CSL at EA (XR2+DISP) with A EOR contents of CSL at EA (XR3+DISP) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr) with A EOR contents of CSL at EA (Addr+XR1) with A EOR contents of CSL at EA (Addr+XR2) with A EOR contents of CSL at EA (Addr+XR3) with A EOR contents of CSL at EA (V in CSL at Addr) with A EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A |
| | Shift Instructions — |
| 10*X 1100 1200 1300 | Shift Left Logical A (SLA) Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3 |
| 10*X 1180 1280 1380 | Shift Left Logical A & Q (SLT) Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3 |
| | Shift Left And Count A (SLCA) |
| 10*X 1140 1240 1340 | Contents of A shift left the number of shift counts in DISP Contents of A shift left the number of shift counts in XR1 Contents of A shift left the number of shift counts in XR2 Contents of A shift left the number of shift counts in XR3 |
| 10*X 11C0 12C0 13C0 | Shift Left And Count A & Q (SLC) Contents of A and Q shift left the number of shift counts in DISP Contents of A and Q shift left the number of shift counts in XRI Contents of A and Q shift left the number of shift counts in XR2 Contents of A and Q shift left the number of shift counts in XR3 |
| 18*X 1900 1A00 1B00 | Shift Right Logical A (SRA) Contents of A shift right the number of shift counts in DISP Contents of A shift right the number of shift counts in XRI Contents of A shift right the number of shift counts in XR2 Contents of A shift right the number of shift counts in XR3 |

| Hexadecimol | Shift Instructions |
|---|--|
| | Shift Right A & Q (SRT) |
| 18*X 1980 1A80 1B80 | Contents of A and Q shift right the number of shift counts in DISP Contents of A and Q shift right the number of shift counts in XR1 Contents of A and Q shift right the number of shift counts in XR2 Contents of A and Q shift right the number of shift counts in XR3 |
| | Rotote Right A & Q (RTE) |
| 18*X 19C0 1AC0 1BC0 | Contents of A and Q rotate right the number of counts in DISP Contents of A and Q rotate right the number of counts in XR1 Contents of A and Q rotate right the number of counts in XR2 Contents of A and Q rotate right the number of counts in XR3 |
| | Branch Instructions — |
| 48*X 4C*XXXX 4D*XXXX 4E*XXXX 4F*XXXX 4C*XXXX | Branch Or Skip On Condition (BSC or BOSC) Skip the next one-word instruction if ANY condition is sensed Branch to CSL at EA (Addr) on NO condition Branch to CSL at EA (Addr+XR1) on NO condition Branch to CSL at EA (Addr+XR2) on NO condition Branch to CSL at EA (Addr+XR3) on NO condition Branch to CSL at EA (V in CSL at Addr) on NO condition |
| 4D*XXXXX 4E*XXXXX 4F*XXXXX | Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition |
| 40XX | Branch And Store Instruction Register (BSI) Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1 |
| 41XX 42XX | Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1 |
| 43XX | Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1 Store next sequential address in CSL at EA (XR3+DISP) and Branch |
| 44*XXXXX | to EA+1 If NO condition is true, store next sequential address in CSL at |
| 45*XXXXX | EA (Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 46*XXXXX | EA (Addr+XR1) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1 |
| 47*XXXXX | If NO condition is true, store nextsequential address in CSL at EA (Addr+XR3) and Branch to EA+1 |
| 44*XXXXX 45*XXXXX | If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 46*XXXXX | EA (V in CSL at "Addr+XR1") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at |
| 47*XXXXX | EA (V in CSL at "Addr+XR2") and Branch to EA+1 If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1 |
| | Modify Index and Skip (MDX) |
| 70XX 71XX 72XX 73XX 74XXXXXX 7500XXXX 7600XXXX 7700XXXX 74XXXXXX 7580XXXX 7680XXXX 7780XXXX | ADD expanded DISP to I (no skip can occur) ADD expanded DISP to XR1 ADD expanded DISP to XR2 ADD expanded DISP to XR2 ADD expanded DISP to XR3 Add expanded positive DISP to CSL at Addr (Add to memory) Add Addr to XR1 Add Addr to XR2 Add Addr to XR3 Add expanded negative DISP to CSL at Addr (Add to Memory) Add V in CSL at Addr to XR1 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR2 Add V in CSL at Addr to XR3 |
| | Wait (WAIT) |
| 3000 | WAIT until manual start or until completion of an interrupt subroutine |
| BOXX | Compare (CMP) Compare A with contents of CSL at FA (I+DISP) |
| BOXX B1 XX B2XX B3XX B400XXXX B500XXXX B600XXXX B700XXXX B400XXXX B580XXXX B580XXXX B780XXXX | Compare A with contents of CSL at EA (I+DISP) Compare A with contents of CSL at EA (XR1+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (XR2+DISP) Compare A with contents of CSL at EA (Addr) Compare A with contents of CSL at EA (Addr+XR1) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (Addr+XR2) Compare A with contents of CSL at EA (V in CSL at Addr+XR1") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") Compare A with contents of CSL at EA (V in CSL at "Addr+XR2") |
| DRYY | Double Compare (DCM) Compare A and O with contents of CSI at EA (I+DISP) and EA+1 |
| B8XX B9XX BAXX | Compare A and Q with contents of CSL at EA (I+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR1+DISP) and EA+1 Compare A and Q with contents of CSL at EA (XR2+DISP) and |
| DOVY | EA+1 |
| BBXX BC00XXXX BD00XXXX | Compare A and Q with contents of CSL at EA (XR3+DISP) and EA+1 Compare A and Q with contents of CSL at EA (Addr) and EA+1 Compare A and Q with contents of CSL at EA (Addr+XR1) and EA+1 |
| L | |

Input/Output Control Commands

| Device/Function | Address Word | Area, Function, and Modifier Word | | | |
|------------------------|-----------------------------------|---|-----------------|--|--|
| Jevice/ Function | | Hex. | | | |
| (| Hex. | | nex. | | |
| 816/1053 | | 1. 61.81. | 000 | | |
| Write | XXXX (Core Storage Addr) | 1st -4th Printers- 5th-8th Printers- | 09 79 | | |
| | (••••• | | 02 04 | -1st or 5th Printer -2nd or 6th Printer | |
| | | | 08 | -3rd or 7th Printer | |
| | | | 10 | -4th or 8th Printer | |
| Sense Device | 0000 | 1st -4th Printers- | 0 F | | |
| | | 5th-8th Printers- | 7F 02 | -1st or 5th (03 if reset) | |
| | | | 04 | -2nd or 6th (05 if reset) | |
| | | | 08 10 | | |
| 1816 | | | | 4 | |
| Read | xxxx | 1st 1816- | 0802 | Enter input Character | |
| | (Core Storage Addr) | 2nd 1816- | 7 A0 2 | Enter Input Character from Keyboard | |
| Control | 0000 | 1st 1816- | 0 C0 2 | >Place Keyboard in | |
| | | 2nd 1816- | 7 C0 2 1 | Proceed Stotus | |
| 1054/1055 | | | | | |
| Read | xxxx | Read to Core- | 1 A00 | | |
| | (Core Storage Addr) | | | | |
| Write | xxxx | Punch from Core- | 1900 | | |
| | (Core Storage Addr) | | | | |
| Control | 0000 | Read to Buffer- | 1010 | -initiate Reader Service Response Interrupt | |
| | | | | | |
| Sense Device | 0000 | 1054/1055- | 1 E00 | -Reset Indicators | |
| 1440 | | | | | |
| 1442 | : | | | | |
| initialize Read | XXXX (Table Addr) | 1st 1442- 2nd 1442- | 16 8D | | |
| Kedd | (Table Addr) | 2110 1442 | 00 | -Card Image | |
| | | | 01 | -Packed Mode | |
| Initialize | xxxx | 1st 1442- | 1500 | Punch Core Image | |
| Write | (Table Addr) | 2nd 1442- | 8 D0 0- | to Card Columns | |
| Control | 0000 | 1st 1442- | 14 | | |
| | | 2nd 1442- | 8C 02 | -Feed Cycle | |
| | | | 80 | -Stacker Select | |
| | | | 82 | -Feed Cycle & Stacker Select | |
| | | | 1700 | | |
| Sense Device | 0000 | 2nd 1442- | 8F00 | | |
| | | | 01 | -Reset Indicators | |
| 1443 | | | | | |
| Initlalize | xxxx | | 3500 | | |
| Write | (Table Addr) | | 01 | -Suppress Space After Print | |
| | | | | | |
| Control | XX 0 0 (Carriage Control | Carriage Control- | 3400 | | |
| | Character) | | | | |
| Sense Device | 0000 | 1443- | 3700 | | |
| | | | 01 | -Reset indicators | |
| <u>1627</u> | | | ĺ | | |
| Write | xxxx | 1627- | 2900 | | |
| | (Core Storage Addr) | | | | |
| Sense Device | 0000 | 1627- | 2 F 0 0 | | |
| | | | 01 | -Reset Indicators | |
| 1810 | | | l | | |
| Control | 00XX | 1st drive- 2nd drive- | 24 | | |
| "A" Models | (Number of Cylinder Movements) | 2nd drive- 3rd drive- | 4 C | | |
| | · | | 00 | -Carriage Forward -Carriage Backward | |
| | | | | | |
| Control | 00XX (Cylinder Addr) | lst drive- 2nd drive- | 24 | | |
| "b" Models | , . , | 3rd drive- | 4C | -Seek Specified Addr | |
| "B" Models | | | 01 | -Restore to Home | |
| "B" Models | | İ | | | |
| "B" Models | | | | Position | |
| — — — — Initialize | xxx | lst drive- | 26 | Position | |
| initialize Reod | XXXX (Table Addr) | lst drive- 2nd drive- 3rd drive- | 26 46 4E | Position | |
| — — — — Initialize | | 2nd drive- | 46 | -Read into Core | |


| | | 1000 | | |
|-----------------------------|--|---|----------------------|---|
| Device/Function | Address Word | | tion, and I | Modifier Word |
| | Hex. | | Hex. | |
| 1810 (Continued) | | | | |
| Initiolize | xxxx | 1st drive- | 25 | |
| Write (A or B Model) | (Table Addr) | 2nd drive- 3rd drive- | 45 4D | Disk Sector |
| Sense Device | | | +- | orsk Sector |
| (A or B Model) | 0000 | 1st drive- 2nd drive- 3rd drive- | 2700 4700 4F00 | : |
| | | ora arive- | | leset Indicotors |
| 2401/2402 | | | Ţ | |
| Initialize Read | XXXX (Table Addr) | Tope to Core- | 76XX | , İ |
| | | | 8 9 10 11 12 | 13 14 15 |
| | | | ملبث | Parity*-0 = Odd |
| | | | | 1 = Even |
| | | | | L 1 = Packed Format* Density* 00 = 800 bpi |
| | | | Ln=T | 01 = 200 bpi 10 = SS6 bpi ape Unit 0, 1 = Tape Unit 1 |
| | | | *Ignor | ed on 9-Track |
| Initializ e Write | XXXX (Table Addr) | Core to Tape- | 75 XX 1 | ee Initialize Reod |
| | | | _ | (Bit 14 is not used) |
| Control | 0000 | Control- | 74 XX | |
| | | | 8 9 10 11 12 | 845 |
| | | | | <u></u>] |
| | | | | 000 = Rewind Unioad |
| | | | | 010 = Erase 011 = Backspace 100 = Rewind |
| | - | | | 00 = Rewind Density 00 = 800 bpi 01 = 200 bpi |
| | | | _ _{0=T} | 10 = SS6 bpi ape Unit 0, 1 = Tape Unit 1 |
| Sense Device | 0000 | | 77 XX | |
| | | | 8 9 10 11 12 | зив |
| | | | 0,0 | 0,0 |
| | | | | 1 = Reset Indicators 1 = Operation Stop |
| | | 1 | 1= | Sense DSW Channel Word Count elect Tape Unit 0 |
| | | | | elect Tape Unit 1 |
| System/360 Adapt | _ | | | |
| Initiolize Write | XXXX (Table Addr) | Load Control Word to Adapter Buffer | 6 D0 0 | |
| | | Load Control | 6E00 | |
| Read | (Table Addr) | Word to Adapter Buffer | | |
| Sense Status | 0000 | Sense DSW- | 6F00 | |
| \w-10 | 0000 | Present Word | | eset Indicators |
| Word Count | 0000 | Count of Data | 6F80 | |
| Control | | Generote Reset | 6C00 | |
| (Reset) | 0000 | to Adapter Controls | 8000 | |
| | | | | |
| | 7. 10.20 N. 10.20 N. 10.10 N. | | | |
| Console (Area 00 | • | | | |
| Data Entry Swit Sense | ches 0000 | Load Content of | 0740 | |
| | | Switches to A-register | | |
| Read | XXXX (Core Storage Addr) | A-register to Core Storage | 0240 | |
| Program Switch | es | | - | |
| Sense | 0000 | Load Content of Switches to | 0760 | |
| | | A-register | | |
| Read | XXXX (Core Storoge Addr) | A-register to Core Storoge | 0260 | |
| | | | | |

Input/Output Control Commands

| | | 1000 | | | |
|----------------------------|--|---|-------------------------|---|--|
| Device/Function | Address Word | Area, Fun | ction, a | nd Modifier Word | |
| | Hex. | | Hex. | | |
| Console (Area 000 | 000) Captinued | | | | |
| | | 1 | | | |
| Interrupt (Conso | 0000 | Load Indicator Status to A-register | 07C0 1 | -Reset Indicator | |
| Operations Mon Control | 0000 | Reset Timer | 04E1 | | |
| Interval Timers Sense | 0000 | Load Indicator Status to A-register | 0720 I | -Reset Indicator | |
| Control | X000 0123 Finer ABC0 1 = Start Timer 0 = Stop Timer | Start or Stop Timer | 0420 | | |
| Interrupt Mask I | Register | | | | |
| Control | XXXX (Levels 0-13 use bits 0-13, Levels 14-23 use bits 0-9) 1-bit = mask 0-bit = unmask | Levels 0-13- Levels 14-23- | 0480 0481 | | |
| Program Interru Control | ot XXXX (Generate Interrupt with I-bit. Levels 0-13, Levels 14-23 use bits 0-9.) | Levels 0-13- Levels 14-23- | 04A0 04A1 | | |
| Digital Input | | | | | |
| Direct Program Read | Control XXXX (Addr to Store Digit Input Group) | DI or PI Group to Core Storage | 5A XX | -DI Addr 40 thru 7F or PI Addr 02 thru 19 | |
| Sense Device | 0000 | DSW, DI, or PISW A-register | 5F 00 01 XX | -DSW -DSW, Reset Indicators | |
| Control | 0000 | Generate Reset to DI Controls | 5C20 | | |
| Data Channel C | | | | | |
| Initialize Read | XXXX (Addr of Dota Table) | Set up DC Controls for Transfer of Data | 5E XO | 8 9 1011 O = Read Random O1 = Read Sequential 10 = Read Single 1 = Ex. Sync. | |
| Analog Input | | | | | |
| Direct Program Write | Control XXXX (Mpx Addr Location) | AI- AIE- | 51 81 XX 89101 | Analog Input to ADC 12 3 14 5 0 0 0 00=11-bit res. 01 = 14-bit res. | |
| Read | XXXX (Addr to Store ADC Reading) | AI- AIE- | 52 82 00 80 | ADC to Core Sequential Programmer Operation | |
| Control | | AI- AIE- | 5400 8400 | | |
| Sense Device | 0000 | AI- AIE- | 57 87 0 8 | -AI -Comparator -Reset Indicators | |

| | | IOCC | | |
|---|-------------------------------------|---|--------------------------|---|
| Device/Function | Address Word | Area, Fund | tlon, an | d Modifier Word |
| | Hex. | | Hex. | |
| Analog Input Cont Data Channel C Initialize Write Initialize Read | | AI- AIE- AI- AIE- | .0. | (Set up DC for Transfer of Mpx Addr and Limit Words) 2 13 14 15 0 0 0 11 - bit res. 01 = 14 - bit res. 10 = 8 - bit res. 2 DC Operation 2 DC Operation 2 DC Operation 2 Sync. |
| Digital and Analo Direct Program Write | | Core Storage to DAO Device | 61 XX | -DAO Register Addr 00 thru 7F |
| Control | 0000 | | 64 20 40 80 | -Reset DAO Controls -Initiate Simultaneous Transfer from Registers -Start Pulse Output Timer |
| Sense Device | 0000 | DSW to A A-register | 6700 01 | -Reset Indicators |
| <u>Data Channel C</u> Initialize Write | Ontrol XXXX (Addr of Data Toble) | Set up DC Contrals to Transfer Data | 65 X0 { | 3 9 10 11 0 0 0 = Random 1 = Single -1 = Ex. Sync. |

IOCC Format



Interrupts

| Interrupt | Priarity | Care Starag | e Locatian | | LSW |
|----------------------------|----------|-------------|------------|-------|---------|
| mienopi | Level | Decimal | Hex. | ' | L) 11 |
| Internal | 1 | 8 | 8 | Yes) | |
| Trace | 26 | 9 | 9 | No | |
| ** CE | 27 | 10 | A | No | |
| *External 0 | 2 | 11 | В | Yes | |
| 1 | 3 | 12 | c | Yes | |
| 2 | 4 | 13 | D | Yes | |
| 2 3 4 5 6 7 | 5 | 14 | E | Yes | |
| 4 | | 15 | F | Yes | Basic |
| 5 | 6 7 | 16 | 10 | Yes | |
| 6 | 8 | 17 | 11 | Yes | |
| 7 | 9 | 18 | 12 | Yes | |
| 8 | 10 | 19 | 13 | Yes | |
| 9 | 11 | 20 | 14 | Yes | |
| 10 | 12 | 21 | 15 | Yes | |
| 11 | 13 | 22 | 16 | Yes / | |
| 12 | 14 | 23 | 17 | Yes \ | |
| 13 | 15 | 24 | 18 | Yes | |
| 14 | 16 | 25 | 19 | Yes | Special |
| 15 | 17 | 26 | 1A | Yes | Feature |
| 16 | 18 | 27 | 18 | Yes | Group 1 |
| 17 | 19 | 28 | 1C | Yes | |
| 18 | 20 | 29 | 10 | Yes) | |
| 19 | 21 | 30 | 1E | Yes | Special |
| 20 | 22 | 31 | 1F | Yes \ | Feature |
| 21 | 23 | 32 | 20 | Yes | Graup 2 |
| 22 | 24 | 33 | 21 | Yes | |
| 23 | 25 | 34 | 22 | Yes | |

^{*} External Interrupt cannot occur at the end of an XIO or BSI instruction.

^{**} A CE Interrupt Stores the return link in core location 10 (decimal) and starts execution at core location 0001, Interrupts are prevented in the same monner as for the standard forced BSI.

Instruction Set

| Hexadecimal | Bronch Instructions | Symbol | MeonIng | | |
|----------------------|---|--------|--|--------------------------------------|-----------------|
| BE00XXXX | Compare A and Q with contents of CSL at EA (Addr+XR2) and | Α | Accumulator | _ | |
| BLOOKKK | EA+1 | Q | Accumulator Extension | | |
| BF00XXXX | Compare A and Q with contents of CSL at EA (Addr+XR3) and | Addr | Contents of the oddress po | rtion of a two -wor d ins | truction |
| | EA+1 | CSL | Core storage location | | and Instruction |
| BC80XXXX | Compare A and Q with contents of CSL at EA (V in CSL at Addr) | DISP | Contents of the displaceme | entportion or a one-we | na manoche |
| | and EA+1 | EA | Effective oddress (See Figure Next higher address from the control of the control | he officetive address | |
| BD80XXXX | Compare A and Q with contents of CSL at EA (V in CSL at "Addr | EA + 1 | Cantents of the Instruction | Register | |
| | +XR1") and EA+1 | V | Value | (Neg Life) | |
| BE80XXXX | Compare A and Q with contents of CSL at EA (V in CSL at "Addr | XR1 | Contents of Index Register | 1 | |
| PEOD/1/1/1/ | +XR2") and EA+1 Compare A and Q with contents of CSL at EA (V in CSL at "Addr | XR2 | Contents of Index Register | | |
| BF80XXXX | +XR3") and EA+1 | XR3 | Contents of Index Register | | |
| | TARS / GRO LATE | X | Hexadecimal value can be | | |
| | — I/O Instructions — | * | Used for hexadecimal valu | es that have limits | |
| | Execute I/O (XIO) | | | | |
| 08XX | Execute IOCC in CSL at EA (I+DISP) and EA+1 | | Effec | tive Address Co | omputati |
| 09XX | Execute IOCC in CSL at EA (XR1+DISP) and EA+1 | | | | - |
| 0AXX | Execute IOCC In CSL at EA (XR2+DISP) and EA+1 | | Tag | F = 0 | F = 1, IA |
| OBXX | Execute IOCC In CSL at EA (XR3+DISP) and EA+1 | | Bits | 1: * | (Direct Ad |
| 0C00XXXX | Execute IOCC In CSL at EA (Addr) and EA+1 | | Bits | (Direct Addressing) | (Blieci Ad |
| 0D00XXXX | Execute IOCC in CSL at EA (Addr+XR1) and EA+1 | | T = 0 | EA = I + Disp | EA = Addr |
| 0E00XXXX | Execute IOCC in CSL at EA (Addr+XR2) and EA+1 | | | | |
| 0F00XXXX | Execute IOCC in CSL at EA (Addr+XR3) and EA+1 | | T = 0 | I EA = XR1 + Disp | EA = Addr |
| 0C80XXXX | Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1 | | | | |
| 0D80XXXX | Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1 Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1 | | T = 1 | DEA = XR2 + Disp | EA = Addr |
| 0E80XXXX 0F80XXXX | Execute IOCC in CSL of EA (V in CSL of "Addr+XR2") and EA+1 | [| | | |
| UF OUA AAA | Execute FOCC III Car of EA (4 III Car of AdditAtta) did EATT | 1 | T = 1 | 1 EA = XR3 + Disp | EA = Addre |

ation

| Tag Bits | F = 0 (Direct Addressing) | F = 1, IA = 0 (Direct Addressing) | F = 1, IA = 1 (Indirect Addressing) |
|-------------|------------------------------|--------------------------------------|--|
| T = 00 | EA = I + Disp | EA = Address | EA = C (Address) |
| T = 01 | EA = XR1 + Disp | EA = Address + XR1 | EA = C (Address + XR1) |
| T = 10 | EA = XR2 + Disp | EA = Address + XR2 | EA = C (Address + XR2) |
| T = 11 | EA = XR3 + Disp | EA = Address + XR3 | EA = C (Address + XR3) |
| | | | |

Disp = Cantents af Displacement field af instruction
C = Cantents af location specified by Address ar Address + XR1, 2 ar 3

Internal Interrupt ILSW

Device Status Words

| REA | FEATURE | 0 | 1 | 2 | — } | | 1 | 2 | | 3 | ——{3 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|----------------|--|----------------------------------|--------------------------------------|------------------------------------|--------------------------------------|---------------------------------|---------------------------------|---------------------------|---------------------------------|---|---------------------------------------|------------------------------------|--------------------------------------|---|---|--|---------------------------|-----------------------------|
| | Console Interrupt | Interrupt Request | | 63 | Involi Op C | id P ode E | arity rror | Storag Protec Viola | ct Chec | k (No used | | | | | | | | |
| | Interval Timers | * Timer A | * Timer B | * Timer C | | | $\overline{\top}$ | | | | • | | | | | | | |
| ° | Data Entry Switches | 0 | 1 | 2 | 3 | 4 | | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| | Sense Switches | 0 | Sen 1 | se2 | 3 | 4 | | — Prog 5 | 6 | 7 | ₩ ∞ | 9 | 10 | 11 CE S | ense 12 | 13 | 14 | 15 |
| 1- 15- | 1816 Printer-Keyboard 1053 Printer -In First Group -In Second Group | * Printer Service Response | * Keyboord Service Response (1816) | * Keyboard Request (1816) | | Printer Busy | Printe Not Ready | 1 | Keyboard Not Ready | Storage Protect Violation (1816) | Keyboard Pority Error (1816) | Printer Parity Error | | | [†] CE Busy | †CE Not Ready | | |
| 2- 17- | 1442 Cord Read Punch -First -Second | | | Error | Last Card | * Operati Complet | e Liioi | | Storage Protect Violation | Feed Check Read Stotion | | | | | [†] CE Busy | †CE Not Ready | Busy | Not Ready |
| 3 | 1054/1055 Paper Tape Reader/Punch | PT Reader Any Error | * PT Reader Service Request | PT Punch Parity Error | * PT Punch Service Request | PT Reoder Busy | PT Reade Not Reads | er | PT Punch Busy | PT Punch Not Ready | PT Reoder Parity Error | PT Reader Storoge Protect | [†] CE PT Reader Busy | [†] CE PT Reader Not Rdy | [†] CE PT Punch Busy | [†] CE PT Punch Not Rdy | | |
| 4- 8- 9- | 1810 Disk Storage "A" First Drive Second Drive Third Drive | Any Error | * Operation Complete | Disk Not Ready | Disk Busy (R/WorCtrl) | Corrioge Home | Parity Error | | Storage Protect Error | Data Error | Write Select Error | Data Overrun | | [†] CE Not Ready | [†] CE Busy | | Sector Count High | Sector Count Low |
| 4- 8- 9- | 1810 Disk Storoge "B" First Drive Second Drive Third Drive | Any Error | * Operation Complete | Disk Not Ready | Disk Busy (R/W orCtrl) | Carriog Home | Parity Error | y | Storage Protect Error | Data Error | Write Select Error | Data Overrun | Seek Error | [†] CE Not Ready | †CE Busy | "C" Model Access | Sector Count High | Sector Count Low |
| 5 | 1627 Plotter | * Service Response | Parity Error | | | | | | | | | | | | [†] CE Busy | †CE Not Reody | Busy | Not Ready |
| 6 | 1443 Printer | • Tronsfer Complete | Error | * Printer Complete | Channel 9 | Chonne 12 | Chon 1 | | Parity | | | | [†] CE Carriage Busy | [†] CE Printer Busy | [†] CE Pri nter Not Ready | Carrioge Busy | Printer Busy | Printer Not Ready |
| 10- 16- | Anolog Input -Basic -Expander | * End of Table | * DPC SS Conv Complete | DPC Rly Conv Complete | * Storoge Protect Violation | * Pority Control Error | Parit Data Error | | * Overload | * Overlap Conflict | Cyc Steal, SS,AMAR Busy | DPC Relay Busy | | | | | | Any Error |
| 10- 16- | Comparator -AlBasic -AlExpander | * High Out of Limit | Low Out of Limit | * Overload | AMAR SS MPX | | | | AMAR 512 | AMAR 256 | AMAR 128 | AMAR 64 | AMAR 32 | AMAR 16 | AMAR 8 | AMAR 4 | AMAR 2 | AMAR 1 |
| 11 | Digital Input | * Parity Error | Storage Protect Violation | DI Scan Complete | * Command Reject | | | | | | | | | | | | | DI Busy |
| | PISW | - | <u> </u> | 1 | 1 | 1 | | | Process Inte | rrupt Points (| : Customer As | i signed Group: | s) ——— | <u> </u> | <u>: </u> | ! | † | - |
| 12 | Digital and Anolog Output | * Parity Error | Pulse Output Timer | D & A Out Scan Complete | * Command Reject | Data Channe Active | | | | | | | | | | | | D/AO Busy |
| 12 | S/360 Adapter | * Command Reject | 1800 Command Stored | * 360 Command Stored | • Halt | * Data Check | Store Prote Viola | ct | • Transfer End | * End of Table | - | | | 360 Comman | Byte — | | | |
| 13 | Adapter Word Counter | | | - | 1 | | | | Wor | d Count (1's | Complement | | 1 | | | | | |
| 14 | Tape Control Unit | | Tape Unit 1 Select | * Commond Reject | * End of Table | Chain Stop | Store Prote Viole Stop | ect ation | Tape Data Error | Data Bus Out or P-C Parity Error | Data Overrun Error | Operation Complete | CE Diagnostic Indicator | Wrong Length Record | At Load Point | Tape Indicator or Mark | Tape Busy or Rewind | Tape Busy or Not Read |
| | TCU Word Counter | 00 = True 0 11 = 1's Co | | - | | | | | | | Word | Count — | <u> </u> | | | | | - |